| An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems Recent countries visiting this post |  |
 | 6 | United States |
| An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems Recent countries visiting this post | |
| 6 | United States |