Architectures and VLSI Implementations of the AES-Proposal Rijndael

Two architectures and VLSI implementations of the AES Proposal, Rijndael, are presented in this paper. These alternative architectures are operated both for encryption and decryption process. They reduce the required hardware resources and achieve high-speed performance. Their design philosophy is completely different. The first uses feedback logic and reaches a throughput value equal to 259 Mbit/sec. It performs efficiently in applications with low covered area resources. The second architecture is optimized for high-speed performance using pipelined technique. Its throughput can reach 3.65 Gbit/sec.

• Type: Journal
• Year: 2002
• Where: TC
• Authors: Nicolas Sklavos, Odysseas G. Koufopavlou
• Keywords: Architecture, Information Technology, Required Hardware Resources, TC 2002, Uses Feedback Logic