| An area-efficient analog VLSI architecture for state-parallel Viterbi decoding Recent countries visiting this post |  |
 | 1 | Russian Federation |
 | 1 | United States |
| An area-efficient analog VLSI architecture for state-parallel Viterbi decoding Recent countries visiting this post | |
| 1 | Russian Federation |
| 1 | United States |