An automated development framework for a RISC processor with reconfigurable instruction set extensions

By coupling a reconfigurable hardware to a standard processor, high levels of flexibility and adaptability are achieved. However, this approach requires modifications to the compiler of the processor to take into account reconfigurable aspects. In this paper, a development framework for a RISC processor with reconfigurable instruction set extensions is presented. The framework is fully automated, hiding all reconfigurable related issues from the user and can be used for both program and finetune the architecture at design time. We demonstrate the above issues using a set of benchmarks. Experimental results show an x2.9 average speedup in addition to potential energy reduction.

• Type: Conference
• Year: 2006
• Where: IPPS
• Authors: Nikolaos Vassiliadis, George Theodoridis, Spiridon Nikolaidis
• Keywords: Account Reconfigurable Aspects, Distributed And Parallel Computing, IPPS 2006, Reconfigurable Hardware, Reconfigurable Related Issues