An automated development framework for a RISC processor with reconfigurable instruction set extensions