Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

36

PATMOS
2010
Springer

favoriteEmaildiscussreport

225views Modeling and Simulation» more PATMOS 2010»

Clock Network Synthesis with Concurrent Gate Insertion

13 years 9 months ago

Clock Network Synthesis with Concurrent Gate Insertion

Download patmos2010.imag.fr

Jingwei Lu, Wing-Kai Chow, Chiu-Wing Sham

Real-time Traffic

Modeling And Simulation | PATMOS 2010 |

claim paper

Related Content

» Enabling concurrent clock and power gating in an industrial design flow

» Gate planning during placement for gated clock network

» Typematching clock tree for zero skew clock gating

» Sensitivity Based Link Insertion for Variation Tolerant Clock Network Synthesis

» Postsynthesis sleep transistor insertion for leakage power optimization in clock tree netw...

» Automatic synthesis of clock gating logic with controlled netlist perturbation

» Simultaneous Sleep Transistor Insertion and Power Network Synthesis for Industrial Power G...

» Concurrent flipflop and repeater insertion for high performance integrated circuits

» A dualMST approach for clock network synthesis

Post Info
More Details (n/a)

Added	14 Feb 2011
Updated	14 Feb 2011
Type	Journal
Year	2010
Where	PATMOS
Authors	Jingwei Lu, Wing-Kai Chow, Chiu-Wing Sham

Comments (0)