Combining Instruction Coding and Scheduling to Optimize Energy in System-on-FPGA

In this paper, we investigate a combination of two techniques — instruction coding and instruction re-ordering — for optimizing energy in embedded processor control. We present the first practical, hardware implementation incorporating both approaches as part of a novel flow for automatic power-optimization of an FPGA soft processor. Our infrastructure generates customized processors and associated software, to enable power optimizations to be evaluated on multiple architectures and FPGA platforms. We evaluate using both software estimates of power and actual measurements from both low-cost and high-performance FPGAs. We generate over 150 optimized processor designs for two FPGA platforms, two processor architectures and six different benchmarks at four different clock rates and achieve consistent measured dynamic power reduction of up to 74%, without performance cost. Our results are applicable beyond processor optimization, quantifying the benefits of practical switching redu...

• Type: Conference
• Year: 2006
• Where: FCCM
• Authors: Robert G. Dimond, Oskar Mencer, Wayne Luk
• Keywords: FCCM 2006, FPGA Platforms, FPGA Soft Processor, Hardware, Power Optimization