Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

52

CFCP
1994

favoriteEmaildiscussreport

141views Distributed And Parallel Com...» more CFCP 1994»

Communications in Bus Networks

14 years 2 months ago

Communications in Bus Networks

Download www-direction.inria.fr

André Hily, Dominique Sotteau

Real-time Traffic

CFCP 1994 | Distributed And Parallel Computing |

claim paper

Related Content

» ErrorInjectionBased Failure Characterization of the IEEE 1394 Bus

» Constraintdriven bus matrix synthesis for MPSoC

» Benchmarking Mesh and Hierarchical Bus Networks in SystemonChip Context

» A Hybrid SoC Interconnect with Dynamic TDMABased TransactionLess Buses and OnChip Networks

» LatencyGuided OnChip Bus Network Design

» Systemlevel powerperformance tradeoffs in bus matrix communication architecture synthesis

» Fault Effects in FlexRayBased Networks with Hybrid Topology

» A high performance bus communication architecture through bus splitting

» Energyareadelay tradeoffs in the physical design of onchip segmented bus architecture

Post Info
More Details (n/a)

Added	09 Aug 2010
Updated	09 Aug 2010
Type	Conference
Year	1994
Where	CFCP
Authors	André Hily, Dominique Sotteau

Comments (0)