Concurrent Error Detection of Fault-Based Side-Channel Cryptanalysis of 128-Bit Symmetric Block Ciphers

: Fault-based side channel cryptanalysis is very effective against symmetric and asymmetric encryption algorithms. Although straightforward hardware and time redundancy based concurrent error detection (CED) architectures can be used to thwart such attacks, they entail significant overhead (either area or performance). In this paper we investigate systematic approaches to low-cost, low-latency CED for symmetric encryption algorithms based on the inverse relationship that exists between encryption and decryption at algorithm level, round level and operation level and develop CED architectures that explore the trade-off between area overhead, performance penalty and error detection latency. The proposed techniques have been validated on FPGA implementations of AES finalist 128-bit symmetric encryption algorithms.

• Type: Conference
• Year: 2001
• Where: DAC
• Authors: Ramesh Karri, Kaijie Wu, Piyush Mishra, Yongkook Kim
• Keywords: 128-bit Symmetric Encryption, Asymmetric Encryption Algorithms, DAC 2001, Design Automation, Symmetric Encryption Algorithms