A cycle accurate power estimation tool

- Power consumption is one of the major challenges in VLSI Design. Power constrained designs need tools to accurately predict the power consumption and provide feedback to designers on the efficiency of the power management logic. In this paper we present the methodology behind a cycle accurate power estimation tool. This tool was used to estimate the power of a first generation CELL Processor. The tool extracts switching and clock activity from RTL simulations and applies them to transistor level macro power models to calculate the power for every cycle of the simulation trace.

• Type: Conference
• Year: 2006
• Where: ASPDAC
• Authors: Rajat Chaudhry, Daniel L. Stasiak, Stephen D. Posluszny, Sang H. Dhong
• Keywords: ASPDAC 2006, Cycle Accurate Power, Power Constrained Designs, Power Consumption