Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
15
click to vote
ASPDAC
2001
ACM
favorite
Email
discuss
report
159
views
Hardware
»
more
ASPDAC 2001
»
Design and implementation of JPEG encoder IP core
13 years 11 months ago
Download
www.cs.york.ac.uk
Chung-Jr Lian, Liang-Gee Chen, Hao-Chieh Chang, Yu
Real-time Traffic
ASPDAC 2001
|
Hardware
|
claim paper
Related Content
»
A SelfReconfigurable Implementation of the JPEG Encoder
»
Implementing core tasks of JPEG2000 Encoder on the Dynamically Reconfigurable Processor
»
A hardware accelerator IP for EBCOT Tier1 coding in JPEG2000 Standard
»
Heterogeneous multiprocessor implementations for JPEG a case study
»
A MultiLevel Design Flow for Incorporating IP Cores Case Study of 1D Wavelet IP Integratio...
»
Algorithmic Implementation of LowPower High Performance FIR Filtering IP Cores
»
A multilayered XML schema and design tool for reusing and integrating FPGA IP
»
Towards Evolvable IP Cores for FPGAs
»
Designing systemsonchip using cores
more »
Post Info
More Details (n/a)
Added
23 Aug 2010
Updated
23 Aug 2010
Type
Conference
Year
2001
Where
ASPDAC
Authors
Chung-Jr Lian, Liang-Gee Chen, Hao-Chieh Chang, Yung-Chi Chang
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision