Design flow for optimizing performance in processor systems with on-chip coarse-grain reconfigurable logic