Design of an Infrastructural IP Dependability Manager for a Dependable Reconfigurable Many-Core Processor