Domain-Specific Reconfigurable Array for Distributed Arithmetic

Distributed Arithmetic techniques are widely used to implement Sum-of-Products computations such as calculations found in multimedia applications like FIR filtering and Discrete Cosine Transform. This paper presents a flexible, low-power and high throughput array for implementing distributed arithmetic computations. Flexibility is achieved by using an array of elements arranged in an interconnect mesh similar to those employed in conventional FPGA architectures. We provide results which demonstrate a significant reduction in power consumption in addition to improvements in timing and area over standard FPGA architectures.

• Type: Conference
• Year: 2003
• Where: FPL
• Authors: Sami Khawam, Tughrul Arslan, Fred Westall
• Keywords: Conventional Fpga Architectures, Discrete Cosine Transform, FPGA Architectures, FPL 2003