FPL 2003 - PDF Preprint Papers

FPL 2003 International Conference on Field Programmable Logic and Applications

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed FPL-2003 Paper

click to vote

FPL
2003
Springer

259views Hardware» more FPL 2003»

Branch Optimisation Techniques for Hardware Compilation

14 years 5 months ago

Download www.doc.ic.ac.uk

Abstract. This paper explores using information about program branch probabilities to optimise reconﬁgurable designs. The basic premise is to promote utilization by dedicating mo...

Henry Styles, Wayne Luk

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	259	Branch Optimisation Techniques for Hardware Compilation	claim
2	164	FPGA Implementations of the RC6 Block Cipher	claim
3	164	Fast, Large-Scale String Match for a 10Gbps FPGA-Based Network Intrusion Detection System	claim
4	161	Laura: Leiden Architecture Research and Exploration Tool	claim
5	146	Domain-Specific Reconfigurable Array for Distributed Arithmetic	claim
6	144	FPGA Implementations of Neural Networks - A Survey of a Decade of Progress	claim
7	136	FPGAs for High Accuracy Clock Synchronization over Ethernet Networks	claim
8	130	Communication Costs Driven Design Space Exploration for Reconfigurable Architectures	claim
9	130	A Smith-Waterman Systolic Cell	claim
10	128	Case Study of a Functional Genomics Application	claim
11	128	A Generic Architecture for Integrated Smart Transducers	claim
12	120	Power-Efficient Implementations of Multimedia Applications on Reconfigurable Platforms	claim
13	119	Hardware Implementations of Real-Time Reconfigurable WSAT Variants	claim
14	116	A Dynamically Adaptive Switching Fabric on a Multicontext Reconfigurable Device	claim
15	115	Programmable Asynchronous Pipeline Arrays	claim
16	114	Power Analysis of FPGAs: How Practical is the Attack?	claim
17	113	Non-uniform Segmentation for Hardware Function Evaluation	claim
18	113	Data Dependent Circuit Design: A Case Study	claim
19	109	Globally Asynchronous Locally Synchronous FPGA Architectures	claim
20	100	An Extensible, System-On-Programmable-Chip, Content-Aware Internet Firewall	claim
21	100	Two Approaches for a Single-Chip FPGA Implementation of an Encryptor/Decryptor AES Core	claim
22	95	A Model for Hardware Realization of Kernel Loops	claim
23	95	Reconfigurable Hardware SAT Solvers: A Survey of Systems	claim
24	91	FPGA Implementation of a Maze Routing Accelerator	claim
25	89	Reconfigurable Systems in Education	claim
26	88	How Secure Are FPGAs in Cryptographic Applications?	claim
27	81	Software Decelerators	claim
28	81	A TCP/IP Based Multi-device Programming Circuit	claim
29	80	High-Level Design Tools for FPGA-Based Combinatorial Accelerators	claim
30	76	Quark Routing	claim
31	75	Exploiting Stateful Inspection of Network Security in Reconfigurable Hardware	claim
32	74	Reconfigurable Circuits Using Hybrid Hall Effect Devices	claim
33	71	Fast Modular Division for Application in ECC on Reconfigurable Logic	claim
34	65	Emulation-Based Analysis of Soft Errors in Deep Sub-micron Circuits	claim
35	59	Networks on Chip as Hardware Components of an OS for Reconfigurable Systems	claim
36	55	Track Placement: Orchestrating Routing Structures to Maximize Routability	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers