Double edge triggered Feedback Flip-Flop in sub 100NM technology

In this paper, a new flip-flop called Double-edge triggered Feedback Flip-Flop (DFFF) is proposed. The dynamic power consumption of DFFF is reduced by avoiding unnecessary internal node transition. The subthreshold current in the flipflops is very low compared to other structures. Reducing the number of transistor in the stack and increasing the number of charge path leads to higher operational speed compared to others flip-flops. The simulation results show an improvement of 44% in the speed and 45% in the static leakage power.

• Type: Conference
• Year: 2006
• Where: ASPDAC
• Authors: S. H. Rasouli, A. Amirabadi, A. Seyedi, Ali Afzali-Kusha
• Keywords: ASPDAC 2006, Double-edge Triggered Feedback, Dynamic Power Consumption, Unnecessary Internal Node