Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
37
click to vote
IJPP
2007
favorite
Email
discuss
report
55
views
more
IJPP 2007
»
Dynamic Tag Reduction for Low-Power Caches in Embedded Systems with Virtual Memory
13 years 10 months ago
Download
www.ece.umd.edu
Peter Petrov, Alex Orailoglu
Real-time Traffic
IJPP 2007
|
claim paper
Related Content
»
Compilermanaged partitioned data caches for low power
»
A Capacity Coallocation Configurable Cache for Low Power Embedded Systems
»
A Low Power Highly Associative Cache for Embedded Systems
»
Compiler Managed Dynamic Instruction Placement in a LowPower Code Cache
»
Onchip Stack Based Memory Organization for Low Power Embedded Architectures
»
Static Pattern Predictor SPP Based Low Power Instruction Cache Design
»
A Low Power HardwareSoftware Partitioning Approach for CoreBased Embedded Systems
»
A SelfTuning Configurable Cache
»
Heterogeneously tagged caches for lowpower embedded systems with virtual memory support
more »
Post Info
More Details (n/a)
Added
15 Dec 2010
Updated
15 Dec 2010
Type
Journal
Year
2007
Where
IJPP
Authors
Peter Petrov, Alex Orailoglu
Comments
(0)
Researcher Info
IJPP 1998 Study Group
Computer Vision