Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
12
click to vote
DATE
2002
IEEE
favorite
Email
discuss
report
63
views
Hardware
»
more
DATE 2002
»
An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs
14 years 1 months ago
Download
www.ics.uci.edu
Ashok Halambi, Aviral Shrivastava, Partha Biswas,
Real-time Traffic
DATE 2002
|
Hardware
|
claim paper
Related Content
»
A postcompilation register reassignment technique for improving hamming distance code comp...
»
BitmaskBased Code Compression for Embedded Systems
»
Adapting compilation techniques to enhance the packing of instructions into registers
»
Reducing pressure in bounded DBT code caches
»
Binary translation to improve energy efficiency through postpass register reallocation
»
Techniques for Optimizing CORBA Middleware for Distributed Embedded Systems
»
Effective Exploitation of a Zero Overhead Loop Buffer
»
Adaptive object code compression
»
Providing time and space efficient procedure calls for asynchronous software thread integr...
more »
Post Info
More Details (n/a)
Added
14 Jul 2010
Updated
14 Jul 2010
Type
Conference
Year
2002
Where
DATE
Authors
Ashok Halambi, Aviral Shrivastava, Partha Biswas, Nikil D. Dutt, Alexandru Nicolau
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision