DATE 2002 - PDF Preprint Papers

DATE 2002 Automation and Test in Europe Conference and Exhibition Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed DATE-2002 Paper

click to vote

DATE
2002
IEEE

242views Hardware» more DATE 2002»

Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio

14 years 5 months ago

Download www.date-conference.com

The key performance of many analog circuits is directly related to accurate capacitor ratios. It is well known that capacitor ratio precision is greatly enhanced by paralleling id...

Mohamed Dessouky, DiaaEldin Sayed

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	242	Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio	claim
2	206	Accurate Area and Delay Estimators for FPGAs	claim
3	169	Built-In Dynamic Current Sensor for Hard-to-Detect Faults in Mixed-Signal Ics	claim
4	166	Event Model Interfaces for Heterogeneous System Analysis	claim
5	161	Hardware/Software Trade-Offs for Advanced 3G Channel Coding	claim
6	158	Congestion Estimation with Buffer Planning in Floorplan Design	claim
7	156	Dynamic VTH Scaling Scheme for Active Leakage Power Reduction	claim
8	154	Low Power Error Resilient Encoding for On-Chip Data Buses	claim
9	153	Low Power Embedded Software Optimization Using Symbolic Algebra	claim
10	151	Analog Circuit Sizing Using Adaptive Worst-Case Parameter Sets	claim
11	146	Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design	claim
12	144	Design Automation for Deepsubmicron: Present and Future	claim
13	141	A Data Analysis Method for Software Performance Prediction	claim
14	138	Automatic Evaluation of the Accuracy of Fixed-Point Algorithms	claim
15	137	The Modelling of Embedded Systems Using HASoC	claim
16	137	Practical Instruction Set Design and Compiler Retargetability Using Static Resource Models	claim
17	136	Beyond UML to an End-of-Line Functional Test Engine	claim
18	135	A Code Transformation-Based Methodology for Improving I-Cache Performance of DSP Applications	claim
19	135	Reducing Test Application Time Through Test Data Mutation Encoding
20	131	Passive Constrained Rational Approximation Algorithm Using Nevanlinna-Pick Interpolation	claim
21	130	Assigning Program and Data Objects to Scratchpad for Energy Reduction	claim
22	128	Arbitrary Convex and Concave Rectilinear Module Packing Using TCG	claim
23	126	Automated Modeling of Custom Digital Circuits for Test	claim
24	124	Parameter Controlled Automatic Symbolic Analysis of Nonlinear Analog Circuits	claim
25	124	Crosstalk Alleviation for Dynamic PLAs	claim
26	123	False Path Elimination in Quasi-Static Scheduling	claim
27	122	Exploiting Idle Cycles for Algorithm Level Re-Computing	claim
28	120	Wire Placement for Crosstalk Energy Minimization in Address Buses	claim
29	119	UML for Embedded Systems Specification and Design: Motivation and Overview	claim
30	118	A Complete Data Scheduler for Multi-Context Reconfigurable Architectures	claim
31	117	Effective Software Self-Test Methodology for Processor Cores	claim
32	115	Design Technology for Networked Reconfigurable FPGA Platforms	claim
33	114	An Adaptive Dictionary Encoding Scheme for SOC Data Buses	claim
34	114	Test Enrichment for Path Delay Faults Using Multiple Sets of Target Faults	claim
35	114	A Video Compression Case Study on a Reconfigurable VLIW Architecture	claim
36	113	BerkMin: A Fast and Robust Sat-Solver	claim
37	112	Global Optimization Applied to the Oscillator Problem	claim
38	111	A Linear-Centric Modeling Approach to Harmonic Balance Analysis	claim
39	108	Networks on Silicon: Combining Best-Effort and Guaranteed Services	claim
40	108	A Case Study for the Verification of Complex Timed Circuits: IPCMOS	claim
41	107	High-Speed Non-Linear Asynchronous Pipelines	claim
42	105	Power-Manageable Scheduling Technique for Control Dominated High-Level Synthesis	claim
43	105	Functional Verification for SystemC Descriptions Using Constraint Solving	claim
44	105	CHESMIN: A Heuristic for State Reduction in Incompletely Specified Finite State Machines	claim
45	104	Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors	claim
46	104	Closed-Form Crosstalk Noise Metrics for Physical Design Applications	claim
47	104	A Compiler-Based Approach for Improving Intra-Iteration Data Reuse	claim
48	103	Test Resource Partitioning and Reduced Pin-Count Testing Based on Test Data Compression	claim
49	103	Maximizing Impossibilities for Untestable Fault Identification	claim
50	103	Communication Mechanisms for Parallel DSP Systems on a Chip	claim
51	102	New Techniques for Speeding-Up Fault-Injection Campaigns	claim
52	102	Library Compatible Ceff for Gate-Level Timing	claim
53	102	Improving Placement under the Constant Delay Model	claim
54	101	Embedded Robustness Ips	claim
55	101	EAC: A Compiler Framework for High-Level Energy Estimation and Optimization	claim
56	101	Systematic Design of a 200 Ms/S 8-bit Interpolating A/D Converter	claim
57	100	AccuPower: An Accurate Power Estimation Tool for Superscalar Microprocessors	claim
58	99	Gate Level Fault Diagnosis in Scan-Based BIST	claim
59	98	A New ATPG Algorithm to Limit Test Set Size and Achieve Multiple Detections of All Faults	claim
60	98	Self-Checking Scheme for the On-Line Testing of Power Supply Noise	claim
61	98	A Test Design Method for Floating Gate Defects (FGD) in Analog Integrated Circuits	claim
62	97	Analog IP Testing: Diagnosis and Optimization	claim
63	97	Fast Method to Include Parasitic Coupling in Circuit Simulations	claim
64	96	A Linear-Centric Simulation Framework for Parametric Fluctuations	claim
65	96	Modeling Techniques and Tests for Partial Faults in Memory Devices	claim
66	96	Embedded System Design Based On Webservices	claim
67	95	Optimal Transistor Tapering for High-Speed CMOS Circuits	claim
68	95	A Polynomial Time Optimal Diode Insertion/Routing Algorithm for Fixing Antenna Problem	claim
69	95	Macromodeling of Digital I/O Ports for System EMC Assessment	claim
70	95	Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses	claim
71	94	A Powerful System Design Methodology Combining OCAPI and Handel-C for Concept Engineering	claim
72	94	Problems Due to Open Faults in the Interconnections of Self-Checking Data-Paths	claim
73	94	E-Design Based on the Reuse Paradigm	claim
74	94	Exact Grading of Multiple Path Delay Faults	claim
75	94	FACTOR: A Hierarchical Methodology for Functional Test Generation and Testability Analysis	claim
76	92	Accurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling	claim
77	91	An Enhanced Q-Sequence Augmented with Empty-Room-Insertion and Parenthesis Trees	claim
78	90	FPGA Placement by Thermodynamic Combinatorial Optimization	claim
79	89	A Functional Specification Notation for Co-Design of Mixed Analog-Digital Systems	claim
80	89	A Hierarchical Test Scheme for System-On-Chip Designs	claim
81	89	Sizing Power/Ground Meshes for Clocking and Computing Circuit Components	claim
82	89	Generalized Early Evaluation in Self-Timed Circuits	claim
83	88	Internet-Based Collaborative Test Generation with MOSCITO	claim
84	87	Model Reduction in the Time-Domain Using Laguerre Polynomials and Krylov Methods	claim
85	86	A Layered, Codesign Virtual Machine Approach to Modeling Computer Systems	claim
86	84	An Environment for Dynamic Component Composition for Efficient Co-Design	claim
87	84	Performance-Area Trade-Off of Address Generators for Address Decoder-Decoupled Memory	claim
88	84	Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP Applications	claim
89	83	Memory System Connectivity Exploration	claim
90	83	Reconfigurable SoC - What Will it Look Like?	claim
91	82	Dynamic Scheduling and Clustering in Symbolic Image Computation	claim
92	81	Single-Track Asynchronous Pipeline Templates Using 1-of-N Encoding	claim
93	81	A Two-Tier Distributed Electronic Design Framework	claim
94	81	An Energy Estimation Method for Asynchronous Circuits with Application to an Asynchronous Microprocessor	claim
95	80	Test Planning and Design Space Exploration in a Core-Based Environment	claim
96	79	Formulation of Low-Order Dominant Poles for Y-Matrix of Interconnects	claim
97	79	Incremental Diagnosis and Correction of Multiple Faults and Errors	claim
98	77	An Optimal Algorithm for the Automatic Generation of March Tests	claim
99	77	A Signature Test Framework for Rapid Production Testing of RF Circuits	claim
100	75	System Design for Flexibility	claim
101	74	Maze Routing with Buffer Insertion under Transition Time Constraints	claim
102	74	Extending Synchronous Languages for Generating Abstract Real-Time Models	claim
103	73	A Burst-Mode Oriented Back-End for the Balsa Synthesis System	claim
104	69	Verifying Clock Schedules in the Presence of Cross Talk	claim
105	69	Flip-Flop and Repeater Insertion for Early Interconnect Planning	claim
106	65	Taylor Expansion Diagrams: A Compact, Canonical Representation with Applications to Symbolic Verification	claim
107	65	Multiple-Precision Circuits Allocation Independent of Data-Objects Length	claim
108	63	An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers