Efficient early stage resonance estimation techniques for C4 package

- In this paper, we study the relationship between C4 package resonance effects and logical switching timing correlations, which has not been thoroughly investigated in the past. We show that improper logic designs with some special timing correlations can lead to adverse large voltage drops, which are due to resonance effects in the widely used C4 package. We first present the numerical analysis results on industry C4 package circuits to demonstrate resonance phenomenon. Then we propose a simple algorithm to compute the worst-case logical timing correlations among cells leading to resonance. Finally, we develop an efficient technique in early logic design stage to estimate the resonance risk. Experiment results demonstrate the effectiveness of the proposed method for the accurate prediction of the resonance effect in C4 package.

• Type: Conference
• Year: 2006
• Where: ASPDAC
• Authors: Jin Shi, Yici Cai, Sheldon X.-D. Tan, Xianlong Hong
• Keywords: ASPDAC 2006, C4 Package, Hardware, Resonance Effect, Timing Correlations