Efficient mapping and voltage islanding technique for energy minimization in NoC under design constraints