| An Efficient Technique for Leakage Current Estimation in Sub 65nm Scaled CMOS Circuits Based on Loading Effect Recent countries visiting this post |  |
 | 7 | United States |
| An Efficient Technique for Leakage Current Estimation in Sub 65nm Scaled CMOS Circuits Based on Loading Effect Recent countries visiting this post | |
| 7 | United States |