An energy consumption characterization of on-chip interconnection networks for tiled CMP architectures