Enhancing design robustness with reliability-aware resynthesis and logic simulation

While circuit density and power efficiency increase with each major advance in IC technology, reliability with respect to soft errors tends to decrease. Current solutions to this problem such as TMR require high area and power overhead. In this work, soft-error reliability is improved with minimal area overhead by careful, localized circuit restructuring. The key idea is to increase logic masking of errors by taking advantage of conditions already present in the circuit, such as observability don’t-cares. We describe two circuit modification techniques to improve reliability: covering-based resynthesis and local rewriting. A key feature of these techniques is fast, on-the-fly estimation of soft error rate (SER) using our reliability evaluator AnSER. This tool is compared against prior SER evaluators and found to run orders of magnitude faster. We show empirically that our reliability-driven synthesis methods can reduce SER by 29-40% with only 5-13% area overhead.

• Type: Conference
• Year: 2007
• Where: ICCAD
• Authors: Smita Krishnaswamy, Stephen Plaza, Igor L. Markov, John P. Hayes
• Keywords: Hardware, ICCAD 2007, Minimal Area Overhead, Reliability Evaluator Anser, SER Evaluators