The Entropy of FPGA Reconfiguration

In line with Shannon's ideas, we define the entropy of FPGA reconfiguration to be the amount of information needed to configure a given circuit onto a given device. We propose using entropy as a gauge of the maximum configuration compression that can be achieved and determine the entropy of a set of 24 benchmark circuits for the Virtex device family. We demonstrate that simple off-the-shelf compression techniques such as Golomb encoding and hierarchical vector compression achieve compression results that are within 1-10% of the theoretical bound. We present an enhanced configuration memory system based on the hierarchical vector compression technique that accelerates reconfiguration in proportion to the amount of compression achieved. The proposed system demands little additional chip area and can be clocked at the same rate as the Virtex configuration clock.

• Type: Conference
• Year: 2006
• Where: FPL
• Authors: Usama Malik, Oliver Diessel
• Keywords: Compression Technique, FPL 2006, Hardware, Hierarchical Vector Compression, Maximum Configuration Compression