Exploiting Contemporary Memory Techniques in Reconfigurable Accelerators

This paper discusses the memory interface of custom computing machines. We present a high speed parallel memory for the MoM-PDA machine, which is based on the Xputer paradigm. The memory employs DRAMs instead of the more expensive SRAMs. To enhance the memory bandwidth, we use a threefold approach: modern memory devices featuring burst mode, an efficient memory architecture with multiple parallel modules, and memory access optimization for single applications. To exploit the features of the memory architecture, we introduce a strategy to determine optimized storage schemes for a class of applications.

• Type: Conference
• Year: 1998
• Where: FPL
• Authors: Reiner W. Hartenstein, Michael Herz, Thomas Hoffmann, Ulrich Nageldinger
• Keywords: FPL 1998, Hardware, Memory Architecture, Memory Employs Drams, Speed Parallel Memory