Exploiting Symbolic Techniques for Partial Scan Flip Flop Selection

Partial Scan techniques have been widely accepted as an effective solution to improve sequential ATPG performance while keeping acceptable area and performance overheads. Several techniques for flip-flop selection based on structural analysis have been presented in the literature. In this paper, we first propose a new testability measure based on the analysis of the circuit State Transition Graph through symbolic techniques. We then describe a scan flip flop selection algorithm exploiting this measure. We resort to the identification of several circuit macros to address large sequential circuits. When compared to other techniques, our approach shows good results, especially when it is used to optimize a set of flip-flops previously selected by means of structural analysis.

• Type: Conference
• Year: 1998
• Where: DATE
• Authors: Fulvio Corno, Paolo Prinetto, Matteo Sonza Reorda, Massimo Violante
• Keywords: DATE 1998, Hardware, Partial Scan Techniques, Sequential Atpg Performance, Structural Analysis