DATE 1998 - PDF Preprint Papers

DATE 1998 Automation and Test in Europe Conference and Exhibition Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed DATE-1998 Paper

click to vote

DATE
1998
IEEE

165views Hardware» more DATE 1998»

AGENDA: An Attribute Grammar Driven Environment for the Design Automation of Digital Systems

14 years 3 months ago

Download www.scarpaz.com

Attribute grammars have been used extensively in every phase of traditional compiler construction. Recently, it has been shown that they can also be effectively adopted to handle ...

George Economakos, George K. Papakonstantinou, Pan...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	165	AGENDA: An Attribute Grammar Driven Environment for the Design Automation of Digital Systems	claim
2	153	An Energy-Conscious Exploration Methodology for Reconfigurable DSPs	claim
3	141	Address Bus Encoding Techniques for System-Level Power Optimization	claim
4	121	Fuzzy-logic digital-analogue interfaces for accurate mixed-signal simulation	claim
5	116	VLSI Architecture for Lossless Compression of Medical Images Using the Discrete Wavelet Transform	claim
6	114	Design Of Future Systems	claim
7	110	Scheduling and Module Assignment for Reducing Bist Resources	claim
8	109	Cross-Level Hierarchical High-Level Synthesis	claim
9	108	Stream Communication between Real-Time Tasks in a High-Performance Multiprocessor	claim
10	107	A Flexible Message Passing Mechanism for Objective VHDL	claim
11	107	Efficient DC Fault Simulation of Nonlinear Analog Circuits	claim
12	106	March Tests for Word-Oriented Memories	claim
13	103	Efficient Encoding Schemes for Symbolic Analysis of Petri Nets	claim
14	100	Combinational Verification based on High-Level Functional Specifications	claim
15	100	Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs	claim
16	98	AFTA: A Formal Delay Model for Functional Timing Analysis	claim
17	93	Verification by Simulation Comparison using Interface Synthesis	claim
18	93	Exact and Approximate Estimation for Maximum Instantaneous Current of CMOS Circuits	claim
19	92	Fast Sequential Circuit Test Generation Using High-Level and Gate-Level Techniques	claim
20	92	Restructuring Logic Representations with Easily Detectable Simple Disjunctive Decompositions	claim
21	92	Multiple Behavior Module Synthesis Based on Selective Groupings	claim
22	91	Interconnect Tuning Strategies for High-Performance Ics	claim
23	89	Characterization-Free Behavioral Power Modeling	claim
24	89	Optimized Timed Hardware Software Cosimulation without Roll-back	claim
25	88	Functional Scan Chain Testing	claim
26	88	Collapsing the Transistor Chain to an Effective Single Equivalent Transistor	claim
27	87	Hardware/Software Co-Design of a Fuzzy RISC Processor	claim
28	82	Exploiting Symbolic Techniques for Partial Scan Flip Flop Selection	claim
29	76	Gated Clock Routing Minimizing the Switched Capacitance	claim
30	75	Power-Simulation of Cell Based ASICs: Accuracy- and Performance Trade-Offs	claim
31	74	State Relaxation Based Subsequence Removal for Fast Static Compaction in Sequential Circuits	claim
32	73	On Removing Multiple Redundancies in Combinational Circuits	claim
33	73	A Formal Description of VHDL-AMS Analogue Systems	claim
34	73	Trace-Driven Steady-State Probability Estimation in FSMs with Application to Power Estimation	claim
35	70	Dynamic Minimization of Word-Level Decision Diagrams	claim
36	68	Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers