— We present an efficient technique for the fast and accurate extraction of inductance of large-scale on-chip interconnects. Several simulation techniques exploit the sparsity of L−1 for reducing storage and computational costs during computation. Recently, band matching technique was introduced
Jitesh Jain, Hong Li, Cheng-Kok Koh, Venkataramana