Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

33

ASYNC
2000
IEEE

favoriteEmaildiscussreport

94views Hardware» more ASYNC 2000»

Formal Verification of Safety Properties in Timed Circuits

14 years 3 months ago

Formal Verification of Safety Properties in Timed Circuits

Download personals.ac.upc.edu

Marco A. Peña, Jordi Cortadella, Enric Past

Real-time Traffic

ASYNC 2000 | Hardware |

claim paper

Related Content

» Time Domain Verification of Oscillator Circuit Properties

» Safety Verification of an Aircraft Landing Protocol A Refinement Approach

» Using Integer Equations for High Level Formal Verification Property Checking

» Checking Safety Properties Using Induction and a SATSolver

» Safety Properties Ensured by the OASIS Model for Safety Critical RealTime Systems

» On the Construction of Fine Automata for Safety Properties

» Aiding Modular Design and Verification of SafetyCritical TimeTriggered Systems by Use of E...

» Aspects of availability Enforcing timed properties to prevent denial of service

» Decomposing Verification of Timed IO Automata

Post Info
More Details (n/a)

Added	30 Jul 2010
Updated	30 Jul 2010
Type	Conference
Year	2000
Where	ASYNC
Authors	Marco A. Peña, Jordi Cortadella, Enric Pastor, Alex Kondratyev

Comments (0)