Sciweavers

ASYNC
2000
IEEE

Formal Verification of Safety Properties in Timed Circuits

14 years 3 months ago
Formal Verification of Safety Properties in Timed Circuits
Marco A. Peña, Jordi Cortadella, Enric Past
Added 30 Jul 2010
Updated 30 Jul 2010
Type Conference
Year 2000
Where ASYNC
Authors Marco A. Peña, Jordi Cortadella, Enric Pastor, Alex Kondratyev
Comments (0)