An FPGA Architecture for High Speed Edge and Corner Detection

This paper presents an FPGA based architecture for high speed edge and corner detection. Applications targeted are in high speed computer vision (i.e. more than 100 images per second). The architecture design was centred on the minimization on the number of accesses to the image memory. The design is based on parallel modules with internal pipeline operation in order to improve its performance. The architecture design, FPGA resources utilization, results, and real time performance are discussed.

• Type: Conference
• Year: 2000
• Where: CAMP
• Authors: Cesar Torres-Huitzil, Miguel Arias-Estrada
• Keywords: Architecture Design, CAMP 2000, Computer Architecture, FPGA Based Architecture, FPGA Resources Utilization