FPGA Designs with Optimized Logarithmic Arithmetic

Using a general polynomial approximation approach, we present an arithmetic library generator for the logarithmic number system (LNS). The generator produces optimized LNS arithmetic libraries that improve significantly over previous LNS designs on area and latency. We also provide area cost estimation and bit-accurate simulation tools that facilitate comparison between LNS and floating-point designs.

• Type: Journal
• Year: 2010
• Where: TC
• Authors: Haohuan Fu, Oskar Mencer, Wayne Luk
• Keywords: Arithmetic Library Generator, Information Technology, LNS Arithmetic Libraries, Polynomial Approximation Approach, Software Engineering, TC 2010