Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

12

Voted

ISCAS
1994
IEEE

favoriteEmaildiscussreport

65views Hardware» more ISCAS 1994»

Gain Enhancement Technique for High-Speed Switched-Capacitor Circuits

13 years 11 months ago

Gain Enhancement Technique for High-Speed Switched-Capacitor Circuits

Download ims.unipv.it

S. Brigati, Franco Maloberti, Guido Torelli

Real-time Traffic

Hardware | ISCAS 1994 |

claim paper

Related Content

» A CMOS direct sampling mixer using Switched Capacitor Filter technique for softwaredefined...

» Robust Dynamic Node Low Voltage Swing Domino Logic with Multiple Threshold Voltages

» Clock Grouping A Low Cost DFT Methodology for Delay Testing

» A mixed analogdigital hybrid for speech enhancement purposes

» Reduced Delay Uncertainty in High Performance Clock Distribution Networks

» Superscalar Processor Performance Enhancement through Reliable Dynamic Clock Frequency Tun...

» Architecting processors to allow voltagereliability tradeoffs

» Wire congestion and thermal aware 3D global placement

Post Info
More Details (n/a)

Added	09 Aug 2010
Updated	09 Aug 2010
Type	Conference
Year	1994
Where	ISCAS
Authors	S. Brigati, Franco Maloberti, Guido Torelli

Comments (0)