Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization