Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

25

AES
2000
Springer

favoriteEmaildiscussreport

88views Cryptology» more AES 2000»

Hardware Performance Simulations of Round 2 Advanced Encryption Standard Algorithms

14 years 3 months ago

Hardware Performance Simulations of Round 2 Advanced Encryption Standard Algorithms

Download csrc.nist.gov

Bryan Weeks, Mark Bean, Tom Rozylowicz, Chris Fick

Real-time Traffic

AES 2000 | Cryptology |

claim paper

Related Content

» A Hardware Implementation of the Advanced Encryption Standard AES Algorithm using SystemVe...

» A HighPerformance VLSI Architecture for Advanced Encryption Standard AES Algorithm

» Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption St...

» An FPGA implementation and performance evaluation of the Serpent block cipher

» Implementation and Benchmarking of Hardware Accelerators for Ciphering in LTE Terminals

» Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware Improvements an...

» Multigigabit GCMAES Architecture Optimized for FPGAs

» New Block Encryption Algorithm MISTY

» On the hardware implementations of the SHA2 256 384 512 hash functions

Post Info
More Details (n/a)

Added	01 Aug 2010
Updated	01 Aug 2010
Type	Conference
Year	2000
Where	AES
Authors	Bryan Weeks, Mark Bean, Tom Rozylowicz, Chris Ficke

Comments (0)