Hardware synthesis from protocol specifications in LOTOS

: In this paper, we propose a technique for hardware implementation of protocol specifications in LOTOS. For the purpose, we define a new model called synchronous EFSMs consisting of concurrent EFSMs and a finite set of multi-rendezvous indications among their subsets, and propose a conversion algorithm from a subset of LOTOS. The derived synchronous EFSMs can be easily implemented as a synchronous sequential circuit where all the modules corresponding to the EFSMs work synchronously with the same clock. By applying our technique to the Abracadabra protocol, it is confirmed that the derived circuit handles multi-rendezvous efficiently.

• Type: Conference
• Year: 1998
• Where: FORTE
• Authors: Keiichi Yasumoto, Akira Kitajima, Teruo Higashino, Kenichi Taniguchi
• Keywords: FORTE 1998, FORTE 2007, Protocol Specifications, Synchronous Efsms, Synchronous Sequential Circuit