Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

31

CHARME
2005
Springer

favoriteEmaildiscussreport

119views Hardware» more CHARME 2005»

High-Level Modelling, Analysis, and Verification on FPGA-Based Hardware Design

14 years 4 months ago

High-Level Modelling, Analysis, and Verification on FPGA-Based Hardware Design

Download www.cesnet.cz

Petr Matousek, Ales Smrcka, Tomás Vojnar

Real-time Traffic

CHARME 2005 | Hardware |

claim paper

Related Content

» Modeling Reconfigurable SystemsonChips with UML MARTE Profile An Exploratory Analysis

» Using Integer Equations for High Level Formal Verification Property Checking

» An Experience on Formal Analysis of a HighLevel Graphical SOA Design

» HighLevel Modeling and Analysis of TCAS

» A Design Methodology for the Exploitation of High Level Communication Synthesis

» ContextAware Digital Documents Described in a HighLevel Petri NetBased Hypermedia System

» Use of CC models for architecture exploration and verification of DSPs

» HighLevel Energy Estimation for ARMBased SOCs

» Transaction Based Modeling and Verification of Hardware Protocols

Post Info
More Details (n/a)

Added	26 Jun 2010
Updated	26 Jun 2010
Type	Conference
Year	2005
Where	CHARME
Authors	Petr Matousek, Ales Smrcka, Tomás Vojnar

Comments (0)