Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
36
click to vote
AES
2000
Springer
favorite
Email
discuss
report
83
views
Cryptology
»
more
AES 2000
»
High-Speed MARS Hardware
14 years 3 months ago
Download
csrc.nist.gov
Akashi Satoh, Nobuyuki Ooba, Kohji Takano, Edward
Real-time Traffic
AES 2000
|
Cryptology
|
claim paper
Related Content
»
High Speed Document Clustering in Reconfigurable Hardware
»
HardwareOptimized Ziggurat Algorithm for HighSpeed Gaussian Random Number Generators
»
A Hardware Filesystem Implementation for HighSpeed Secondary Storage
»
High Speed Pattern Matching in Genetic Data Base with Reconfigurable Hardware
»
A Hardware Algorithm for High Speed Morpheme Extraction and its Implementation
»
Scalable Hardware Priority Queue Architectures for HighSpeed Packet Switches
»
An Efficient HardwareBased Multihash Scheme for High Speed IP Lookup
»
ShareStreams A Scalable Architecture and Hardware Support for HighSpeed QoS Packet Schedul...
»
FPGA Implementation of High Speed FIR Filters Using Add and Shift Method
more »
Post Info
More Details (n/a)
Added
01 Aug 2010
Updated
01 Aug 2010
Type
Conference
Year
2000
Where
AES
Authors
Akashi Satoh, Nobuyuki Ooba, Kohji Takano, Edward D'Avignon
Comments
(0)
Researcher Info
Cryptology Study Group
Computer Vision