Hypergraph Partitioning for VLSI CAD: Methodology for Heuristic Development, Experimentation and Reporting