Implementation of response surface methodology using variance reduction techniques in semiconductor manufacturing