Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

61

TECS
2008

58views more TECS 2008»

Improving SDRAM access energy efficiency for low-power embedded systems

15 years 2 months ago

Improving SDRAM access energy efficiency for low-power embedded systems

Download www.ics.uci.edu

Jelena Trajkovic, Alexander V. Veidenbaum, Arun Ke

Real-time Traffic

TECS 2008 |

claim paper

Related Content

» A low power frontend for embedded processors using a blockaware instruction set

» Onchip Stack Based Memory Organization for Low Power Embedded Architectures

» An efficient direct mapped instruction cache for applicationspecific embedded systems

» OSaware tuning improving instruction cache energy efficiency on system workloads

» A Study of Energy Saving in Customizable Processors

» The Filter Cache An Energy Efficient Memory Structure

» External memory page remapping for embedded multimedia systems

» eShare a capacitordriven energy storage and sharing network for longterm operation

» Reducing energy and delay using efficient victim caches

Post Info
More Details (n/a)

Added	15 Dec 2010
Updated	15 Dec 2010
Type	Journal
Year	2008
Where	TECS
Authors	Jelena Trajkovic, Alexander V. Veidenbaum, Arun Kejariwal

Comments (0)