Incorporating PVT Variations in System-Level Power Exploration of On-Chip Communication Architectures