| Instruction cache leakage reduction by changing register operands and using asymmetric sram cells Recent countries visiting this post |  |
 | 4 | United States |
 | 1 |
| Instruction cache leakage reduction by changing register operands and using asymmetric sram cells Recent countries visiting this post | |
| 4 | United States |
| 1 |