An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures