An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement