Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study

—In this paper, we examine the design process of a Network on-Chip (NoC) for a high-end commercial System onChip (SoC) application. We present several design choices and focus on the power optimization of the NoC while achieving the required performance. Our design steps include module mapping and allocation of customized capacities to links. Unlike previous studies, in which point-to-point, per-flow timing constraints were used, we demonstrate the importance of using the application end-to-end traversal latency requirements during the optimization process. In order to evaluate the different alternatives, we report the synthesis results of a design that meets the actual throughput and timing requirements of the commercial SoC. According to our findings, the proposed technique offers up to 40% savings in the total router area and a reduction of up to 49% in the inter-router wiring area. System on-chip, Network on-chip, Optimization

• Type: Conference
• Year: 2010
• Where: DATE
• Authors: Rudy Beraha, Isask'har Walter, Israel Cidon, Avinoam Kolodny
• Keywords: DATE 2010, End-to-end Traversal Latency, Hardware, Per-flow Timing Constraints, Power Optimization