Lightweight barrier-based parallelization support for non-cache-coherent MPSoC platforms

Many MPSoC applications are loop-intensive and amenable to automatic parallelization with suitable compiler support. One of the key components of any compiler-parallelized code is barrier instructions which are used to perform global synchronization across parallel processors. This scenario calls for a lightweight synchronization infrastructure. In this work we describe a lightweight barrier support library for a non-cache-coherent MPSoC architecture. The library is coupled with a parallelizing compiler front-end to set up a complete automated flow which, starting from a sequential code, produces the parallelized binary code that can be directly executed onto an MPSoC target (a multicore non-cache-coherent ARM7 platform). This tool-flow has been characterized in terms of system performance and energy. Categories and Subject Descriptors D.3.4 [Software]: Programming Languages--Run-time Environments General Terms Performance Keywords Barrier synchronization, code parallelization, MPSoCs...

• Type: Conference
• Year: 2007
• Where: CASES
• Authors: Andrea Marongiu, Luca Benini, Mahmut T. Kandemir
• Keywords: CASES 2007, Keywords Barrier Synchronization, Lightweight Barrier Support, Lightweight Synchronization Infrastructure, System Software