Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

12

DATE
2006
IEEE

favoriteEmaildiscussreport

70views Hardware» more DATE 2006»

A low complexity heuristic for design of custom network-on-chip architectures

14 years 4 months ago

A low complexity heuristic for design of custom network-on-chip architectures

Download www.date-conference.com

Krishnan Srinivasan, Karam S. Chatha

Real-time Traffic

DATE 2006 | Hardware |

claim paper

Related Content

» Data Reuse Driven Memory and NetworkOnChip CoSynthesis

» NetworkonChip design and synthesis outlook

» Linear Programming based Techniques for Synthesis of NetworkonChip Architectures

» A low power architecture for embedded perception

» Hardware speech recognition for user interfaces in low cost low power devices

» Multiprocessor systemonchip data reuse analysis for exploring customized memory hierarchie...

» Synthesizing interconnectefficient low density parity check codes

» Architectural Considerations for ApplicationSpecific Counterflow Pipelines

» Plant Engineering Conceptual Modeling and Modular Design of a Computer Aided Environment

Post Info
More Details (n/a)

Added	10 Jun 2010
Updated	10 Jun 2010
Type	Conference
Year	2006
Where	DATE
Authors	Krishnan Srinivasan, Karam S. Chatha

Comments (0)