| Low power clock buffer planning methodology in F-D placement for large scale circuit design Recent countries visiting this post |  |
 | 8 | United States |
| Low power clock buffer planning methodology in F-D placement for large scale circuit design Recent countries visiting this post | |
| 8 | United States |