A low power VLIW processor generation method by means of extracting non-redundant activation conditions